



PRODUCT SPECIFICATION

KADI Model: KD050QWS115EN V1.0

CUSTOMER Model: -

Description: 5.0 ” TFT-LCD Module

Version: 1.0

KADI	PREPARED BY	CHECKED BY	APPROVED BY
SIGNATURE			
DATE	2023.6.14	2023.6.14	2023.6.14

CUSTOMER APPROVAL	SIGNATURE	DATE



Record of Revisions

Version	Revise Date	Description	Page
1.0	2023-6-14	First Release	-



Contents

1. General Specifications	4
2. Absolute Maximum Ratings	4
3. Electrical Characteristics	5
4. Interface Pin Assignment	6
5. Interface Characteristics	7
6. Optical Specifications	12
7. Reliability Test Items	15
8. Mechanical Drawing	16
9. Packing	17
10. Precautions for Use of LCD modules	18



1. General Specifications

1.1 LCM General Information

Item	Specification	Unit
LCD Size	4.97	inch
Number of Pixels	600 (H) RGB x 600 (V)	pixels
Display Mode	Normally Black	-
Viewing Direction	Free	o' clock
Interface	MIPI	-
Display Colors	16.7M	colors
Outline Dimension	95.08 (H) x 99.50 (V) x 2.70 (D)	mm
Active Area	89.28 (H) x 89.28 (V)	mm
Pixel Pitch	0.1488 (H) x 0.1488 (V)	mm
Driver IC	JD9365DA-H3	-
Operation Temperature	-20~70	°C
Storage Temperature	-30~80	°C

Note1:Requirements on environmental protection RoHS compliant.

2. Absolute Maximum Ratings

Item	Symbol	MIN.	MAX.	Unit	Note
Analog Supply voltage	VDD	-0.3	5.0	V	Note 1

Note 1:Permanent damage may occur to the LCD module if beyond this specification.

Functional operation should be restricted to the conditions described under normal operating conditions.

3. Electrical Characteristics

3.1 Recommended Operating Condition for TFT LCD


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Analog Supply voltage	VDD	3.0	3.3	3.6	V	
Analog supply current	I _{VDD}	-	TBD	-	mA	VDD=3.3V
Logic input voltage	V _{IH}	0.7*VDD	-	VDD	V	
	V _{IL}	GND	-	0.3*VDD	V	

3.2 Recommended Driving Condition for Backlight

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Driving Current	I _F	-	120	-	mA	
Driving Voltage	V _F	17.1	-	18.9	V	
Power consumption	W _{BL}	2.052	-	2.268	W	
LED Life-Time	N/A	-	50,000	-	Hours	Ta=25°C Note 1

Note 1: LED lifetime is defined as the module brightness decay 50% of original brightness at Ta=25 degree, typical current.

Note 2: LED circuit :



3.3 Touch Panel

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Power Supply voltage	VCC	-	3.3	-	V	
Analog supply current	I _{VCC}	-	TBD	-	mA	VCC=3.3V
Input high-level voltage	V _{IH}	0.7*VCC	-	VCC	V	
Input low -level voltage	V _{IL}	GND	-	0.3*VCC	V	

4. Interface Pin Assignment


4.1 LCM Pin Assignment

No.	Symbol	Description
1	NC	No connection
2	VDD	Power supply
3	NC	No connection
4	GND	Ground
5	RESET	Global reset pin
6	NC	No connection
7	GND	Ground
8	MIPI_0N	MIPI Negative data signal(-)
9	MIPI_0P	MIPI Positive data signal(+)
10	GND	Ground
11	MIPI_1N	MIPI Negative data signal(-)
12	MIPI_1P	MIPI Positive data signal(+)
13	GND	Ground
14	MIPI_CKN	MIPI Negative clock signal(-)
15	MIPI_CKP	MIPI Positive clock signal(+)
16	GND	Ground
17	MIPI_2N	MIPI Negative data signal(-)
18	MIPI_2P	MIPI Positive data signal(+)
19	GND	Ground
20	MIPI_3N	MIPI Negative data signal(-)
21	MIPI_3P	MIPI Positive data signal(+)
22	GND	Ground
23-24	NC	No connection
25	GND	Ground
26	ID	LCM_ID
27	NC	No connection
28	GND	Ground
29-30	LED-	Power for LED backlight (Cathode)
31	NC	No connection
32-33	LED+	Power for LED backlight (Anode)
34	TP_SCL(NC)	No connection
35	TP_SDA(NC)	No connection
36	TP_INT(NC)	No connection
37	TP_RST(NC)	No connection
38	TP_VCC(NC)	No connection
39	TP_GND(NC)	No connection
40	GND	Ground


5. Interface Characteristics

5.1 Power On/Off Sequence

Case A:



Case B:



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VCI_RISE}	Case A: VCI Rise time	130	-	-	us
	Case B: VCI Rise time	40			
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 93: Power on/off sequence with Power Mode 3

5.2 Reset Timing Characteristics




Figure 113: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5) 120 (note 1.6,7)	mS

Notes:

1. The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

3. During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 114: Positive Noise Pulse during Reset Low

5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

5.3 MIPI-DSI Characteristics

5.3.1 High Speed Mode - Data Clock Channel Timing

CLKP/N lanes can be driven to the High Speed Clock Mode (HSCM) when CLK lanes start to function between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) => LP-01 => LP-00 => HS-0 => HS-0/1 (HSCM). This sequence is illustrated below.




Figure 9: From LPM to HSCM

The mode change is also illustrated below.




Figure 10: Mode Change from LPM to HSCM

The high speed clock (CLKP/N) starts before high speed data is sent via data lanes. The high speed clock continues clocking after the high speed data sending is stopped.

The burst of the high speed clock consists of:

- Even number of transitions
- Start state is HS-0
- End state is HS-0





Figure 11: High Speed Clock Burst

Notes:

1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

5.3.2 Timing for DSI video mode



Parameters	Symbols	Min.	Typ.	Max.	Units
Vertical sync. active	VSA	2 (Note 6)	-	-	Line
Vertical Back Porch	VBP	14 (Note 6)	-	-	Line
Vertical Front Porch	VFP	8 (Note 6)	-	-	Line
Active lines per frame	VACT	-	1280	-	Line
Horizontal sync. active	HSA	2	-	-	Pixel
Horizontal Porch period	HSA + HBP + HFP	1.6	-	-	us
Active pixels per line	HACT	-	720	-	Pixel
Bit rate	BR _{bps}	385		Note 5	Mbps/lane

1 UI=1/Bit rate

$$HSA(\text{pixel}) = (tHSA \times \text{lane number}) / (UI \times \text{pixel format})$$

$$HBP(\text{pixel}) = (tHBP \times \text{lane number}) / (UI \times \text{pixel format})$$

$$HFP(\text{pixel}) = (tHFP \times \text{lane number}) / (UI \times \text{pixel format})$$

$$\text{Frame Rate} = \frac{BR_{\text{bps}} \times \text{Lane}_{\text{num}}}{(VACT + VSA + VBP + VFP) \times (HACT + HSA + HBP + HFP) \times \text{Pixel Format}}$$


Example : BR_{bps} = 457Mbps/lane, 1UI=2.1883ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane_{num}=4(lane), Pixel Format=24(bit).

6. Optical Specifications

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Viewing Angle (CR≥10) B/L ON	θ_T	$\Phi=90^\circ$ (12 o'clock)	-	80	-	deg	Note2
	θ_B	$\Phi=270^\circ$ (6 o'clock)	-	80	-	deg	Note2
	θ_L	$\Phi=180^\circ$ (9 o'clock)	-	80	-	deg	Note2
	θ_R	$\Phi=0^\circ$ (3 o'clock)	-	80	-	deg	Note2
Response Time	T_{ON}	Normal $\theta=\Phi=0^\circ$	-	12	17	msec	Note4
	T_{OFF}		-	12	17	msec	Note4
Contrast Ratio	CR		600	800	-	-	Note1 Note3
Color Chromaticity	W_x		0.244	0.294	0.344	-	Note1 Note5
	W_y		0.274	0.324	0.374	-	Note1 Note5
Luminance	L		900	1000	-	cd/m ²	Note1 Note7
Luminance Uniformity	Y_U		75	80	-	%	Note1 Note6
NTSC	-		42.5	47.5	-	%	-

Note 1:Definition of optical measurement system

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system

Viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).





Fig. 1 Definition of viewing angle

Note 3: Definition of contrast ratio

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black”state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.




Fig. 2 Definition of points

Note 7: Definition of Luminance (Refer Fig. 2)

Surface luminance is the luminance with all pixels displaying white.

L_v = Average Surface Luminance with all white pixels($P_1, P_2, P_3, \dots, P_n$).


7. Reliability Test Items

Test Item	Test Conditions
High Temperature Storage	Ta= +80°C 96hrs
Low Temperature Storage	Ta= -30°C 96hrs
High Temperature Operation	Ta= +70°C 96hrs
Low Temperature Operation	Ta= -20°C 96hrs
High Temperature and Humidity Storage	Ta= +60°C, 90% RH 96hrs
Thermal Shock (Non-operation)	-30°C/30 min ~ +80°C/30 min for 20 cycles Start with cold temperature end with high temperature
Electro Static Discharge	Contact = ± 4 kV, class B Air = ± 8 kV, class B R=330Ω,C=150pF
Vibration	Sweep: 10Hz~55Hz~10Hz Stroke: 1.5mm 2 hrs for each direction of X .Y. Z.
Mechanical Shock	60G 6ms,±X,±Y,±Z 3 times for each direction
Package Drop Test	Height: 60 cm 1 corner, 3 edges, 6 surfaces

Notes: The test result shall be evaluated after the sample has been left at room temperature and humidity for 2 hours without load. No condensation shall be accepted. The sample will not be accepted if appear these defects:


- 1). Air bubble in the LCD
- 2). Seal leak or Glass crack
- 3). Non display or abnormal display
- 4). Brightness reduction >50%

8. Mechanical Drawing



9. Packing

Packing Method



Steps:

1. Put module into tray cavity
2. Tray stacking
3. Put 1 cardboard under the tray stack and 1 cardboard above
4. Fix the cardboard to the tray stack with adhesive tape
5. Put the tray stack into carton
6. Carton sealing with adhesive tape

10. Precautions for Use of LCD modules

10.1 Handling Precautions

10.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

10.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

10.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

10.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

10.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

10.1.6. Do not attempt to disassemble the LCD Module.

10.1.7. If the logic circuit power is off, do not apply the input signals.

10.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

10.1.8.1. Be sure to ground the body when handling the LCD Modules.

10.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

10.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

10.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

10.2 Storage Precautions

10.2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

10.2.2. The LCD modules should be stored under the storage temperature range if the LCD modules will be stored for a long time, the recommend condition is :

Temperature : 0°C ~40°C Relatively humidity: ≤80%

10.2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

10.3 Transportation Precautions

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.